ÅëÇÕ°Ë»ö

[µðÁöÅнðè]VHDLÀ» ÀÌ¿ëÇÑ µðÁöÅÐ ½Ã°è

storm29 > ¹®¼­¹Ú½º > ±âº» Æú´õ | 2008/06/14 ±¸¸Å(17) ¤Ó Á¶È¸(349)
¹®¼­ ¿ä¾àÁ¤º¸
±¸¸ÅÀÚ Æò°¡
¹®¼­ »ó¼¼Á¤º¸
¸®Æ÷Æ® ½ºÅ©¸°  (1/2 screen)
¡Ø ÃÖ´ë 10ÆäÀÌÁö±îÁö ¸®Æ÷Æ® ½ºÅ©¸° À̹ÌÁö¸¦ »ý¼ºÇÕ´Ï´Ù.
¡Ø 5ÆäÀÌÁö ÀÌ»óÀÇ ÀÚ·áÀÎ °æ¿ì À̹ÌÁö¸¦ Ŭ¸¯ÇϽøé 2,4 ÆäÀÌÁö¿¡ ÇØ´çÇÏ´Â Å« À̹ÌÁö¸¦ È®ÀÎÇÏ½Ç ¼ö ÀÖ½À´Ï´Ù
¼Ò°³±Û VHDLÀ» ÀÌ¿ëÇÑ µðÁöÅÐ ½Ã°èÀÔ´Ï´Ù.
¼Ò½º¸¦ ÀÌ¿ëÇÏ¿© ŰƮ¿¡ ¹öưÀ» ÀÌ¿ëÇÏ¿© ±¸ÇöÀÌ °¡´ÉÇÏ°Ô µÇ¾î ÀÖ½À´Ï´Ù.
½ÇÇà ¼Ò½º¿Í VHDL »çÁø ŰƮ¿¡¼­ ±¸ÇöÇÏ´Â »çÁøÀÌ Æ÷ÇÔ µÇ¾î ÀÖ½À´Ï´Ù..
¸ñÂ÷ **µðÁöÅÐ ½Ã°è¿Í stopwatch ¼Ò½º **
<µðÁöÅÐ ½Ã°è ȸ·ÎÀÇ ÃÖ»óÀ§ ÇÁ·Î±×·¥>
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
<**push 1¹ø ¹öưÀ» ´­·¶À»¶§ stopwatch°¡ ÀÛµ¿ÇÏ´Â ±×¸²>
<**push 2¸¦ ´­·¶À»¶§ ½Ã°£À» Á¶Á¤ÇÏ´Â ±×¸²>
<**push2¸¦ ´­·¶À»¶§ ºÐÀ» Á¶Á¤ÇÏ´Â ±×¸²>
<**push2 ´­·¶À»¶§ Ãʸ¦ Á¶Á¤ÇÏ´Â ±×¸²>
º»¹®³»¿ë **µðÁöÅÐ ½Ã°è¿Í stopwatch ¼Ò½º **
<µðÁöÅÐ ½Ã°è ȸ·ÎÀÇ ÃÖ»óÀ§ ÇÁ·Î±×·¥>
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity digital_watch is
Port ( clk : in std_logic;
reset : in std_logic;
push1 : in std_logic;
push2 : in std_logic;
push3 : in std_logic;
digit : out std_logic_vector(1 to 6);
 
Âü°íÀÚ·á Âü°íÀÚ·á ¾øÀ½
Çб³Á¤º¸ 2ÁÖ°£ ´Ù¿î¹ÞÀº ÇлýÀÇ Çб³Á¤º¸¸¦ º¸¿©ÁÝ´Ï´Ù.(5P ¼Ò¿ä)
ÀúÀÛ±Ç Á¤º¸ À§ Á¤º¸ ¹× °Ô½Ã¹° ³»¿ëÀÇ Áø½Ç¼º¿¡ ´ëÇÏ¿© ÇØÇÇÄ·ÆÛ½º´Â º¸ÁõÇÏÁö ¾Æ´ÏÇϸç, ÇØ´ç Á¤º¸ ¹× °Ô½Ã¹° ÀúÀ۱ǰú ±âŸ ¹ýÀû Ã¥ÀÓÀº ÀÚ·á µî·ÏÀÚ¿¡°Ô ÀÖ½À´Ï´Ù.
À§ Á¤º¸ ¹× °Ô½Ã¹° ³»¿ëÀÇ ºÒ¹ýÀû ÀÌ¿ë, ¹«´Ü ÀüÀ硤¹èÆ÷´Â ±ÝÁöµÇ¾î ÀÖ½À´Ï´Ù.ÀúÀÛ±ÇÄ§ÇØ, ¸í¿¹ÈÑ¼Õ µî ºÐÀï¿ä¼Ò ¹ß°ß½Ã °í°´¼¾ÅÍÀÇ ÀúÀÛ±ÇÄ§ÇØ ½Å°í¼¾Å͸¦ ÀÌ¿ëÇØ Áֽñ⠹ٶø´Ï´Ù.

±¸¸ÅÆò°¡(
0
)
±¸¸Å¹®ÀÇ(
0
)
Æ®·¢¹é(
0
)